Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment - Wu, Haoyuan; Zheng, Haisheng; Pu, Yuan; Yu, Bei (International Conference on Learning Representations, 2025)